A Verilog simulator that compiles Verilog code into C++/SystemC
Section: extra-electronics
Depends : gcc, perl
Links: Changelog, QA Page, Report issues
Upstream: source (tarball) 4.204