A Verilog simulator that compiles Verilog code into C++/SystemC
Section: app-electronics
Depends : gcc, perl
Depends (library): glibc
Links: Changelog, Report issues
Upstream: source (git) 5.026