Repository: amd64/stable
Package time:
Size: 13472028
SHA256: 3db40afc16a27c2f550bab124960da287e500c4b65d8ce13e3223b6a87afeddd
Installed Size: 76.4 MiB
Maintainer: Camber Huang <camber@aosc.io>
Library depends: libc.so.6, libffi.so.8, libgcc_s.so.1, libgmp.so.10, libm.so.6, libnuma.so.1, libstdc++.so.6, libstp.so.1, libyices.so.2.6
Library provides: libstp.so.1, libyices.so.2.6
Files:
- -rwxr-xr-x root(0) root(0) 0 /usr
- -rwxr-xr-x root(0) root(0) 0
- -rwxr-xr-x root(0) root(0) 0 /usr/bin
- -rwxr-xr-x root(0) root(0) 0 /usr/lib
- -rwxr-xr-x root(0) root(0) 0 /usr/share
- -rwxr-xr-x root(0) root(0) 887 /usr/bin/bluetcl
- -rwxr-xr-x root(0) root(0) 887 /usr/bin/bsc
- -rwxr-xr-x root(0) root(0) 0 /usr/lib/bsc
- -rwxr-xr-x root(0) root(0) 0 /usr/lib/bsc/Bluesim
- -rwxr-xr-x root(0) root(0) 0 /usr/lib/bsc/core
- -rwxr-xr-x root(0) root(0) 0 /usr/lib/bsc/exec
- -rwxr-xr-x root(0) root(0) 0 /usr/lib/bsc/Libraries
- -rwxr-xr-x root(0) root(0) 0 /usr/lib/bsc/SAT
- -rwxr-xr-x root(0) root(0) 0 /usr/lib/bsc/tcllib
- -rwxr-xr-x root(0) root(0) 0 /usr/lib/bsc/Verilator
- -rwxr-xr-x root(0) root(0) 0 /usr/lib/bsc/Verilog
- -rwxr-xr-x root(0) root(0) 0 /usr/lib/bsc/Verilog.Quartus
- -rwxr-xr-x root(0) root(0) 0 /usr/lib/bsc/Verilog.Vivado
- -rwxr-xr-x root(0) root(0) 0 /usr/lib/bsc/VPI
- -rw-r--r-- root(0) root(0) 13K /usr/lib/bsc/Bluesim/bluesim_kernel_api.h
- -rw-r--r-- root(0) root(0) 581 /usr/lib/bsc/Bluesim/bluesim_primitives.h
- -rw-r--r-- root(0) root(0) 1.5K /usr/lib/bsc/Bluesim/bluesim_probes.h
- -rw-r--r-- root(0) root(0) 2.1K /usr/lib/bsc/Bluesim/bluesim_systemc.h
- -rw-r--r-- root(0) root(0) 2.1K /usr/lib/bsc/Bluesim/bluesim_types.h
- -rw-r--r-- root(0) root(0) 83 /usr/lib/bsc/Bluesim/bs_elf_export_map.txt
- -rw-r--r-- root(0) root(0) 34 /usr/lib/bsc/Bluesim/bs_mach-o_export_map.txt
- -rw-r--r-- root(0) root(0) 259 /usr/lib/bsc/Bluesim/bs_mem_defines.h
- -rw-r--r-- root(0) root(0) 1.7K /usr/lib/bsc/Bluesim/bs_mem_file.h
- -rw-r--r-- root(0) root(0) 1.2K /usr/lib/bsc/Bluesim/bs_model.h
- -rw-r--r-- root(0) root(0) 1.0K /usr/lib/bsc/Bluesim/bs_module.h
- -rw-r--r-- root(0) root(0) 31K /usr/lib/bsc/Bluesim/bs_prim_mod_bram.h
- -rw-r--r-- root(0) root(0) 12K /usr/lib/bsc/Bluesim/bs_prim_mod_clockgen.h
- -rw-r--r-- root(0) root(0) 6.0K /usr/lib/bsc/Bluesim/bs_prim_mod_clockmux.h
- -rw-r--r-- root(0) root(0) 8.0K /usr/lib/bsc/Bluesim/bs_prim_mod_counter.h
- -rw-r--r-- root(0) root(0) 14K /usr/lib/bsc/Bluesim/bs_prim_mod_fifo.h
- -rw-r--r-- root(0) root(0) 3.1K /usr/lib/bsc/Bluesim/bs_prim_mod_gatedclock.h
- -rw-r--r-- root(0) root(0) 3.2K /usr/lib/bsc/Bluesim/bs_prim_mod_probe.h
- -rw-r--r-- root(0) root(0) 13K /usr/lib/bsc/Bluesim/bs_prim_mod_regfile.h
- -rw-r--r-- root(0) root(0) 29K /usr/lib/bsc/Bluesim/bs_prim_mod_reg.h
- -rw-r--r-- root(0) root(0) 16K /usr/lib/bsc/Bluesim/bs_prim_mod_resets.h
- -rw-r--r-- root(0) root(0) 42K /usr/lib/bsc/Bluesim/bs_prim_mod_synchronizers.h
- -rw-r--r-- root(0) root(0) 3.5K /usr/lib/bsc/Bluesim/bs_prim_mod_wire.h
- -rw-r--r-- root(0) root(0) 51K /usr/lib/bsc/Bluesim/bs_prim_ops.h
- -rw-r--r-- root(0) root(0) 3.5K /usr/lib/bsc/Bluesim/bs_range_tracker.h
- -rw-r--r-- root(0) root(0) 696 /usr/lib/bsc/Bluesim/bs_reset.h
- -rw-r--r-- root(0) root(0) 915 /usr/lib/bsc/Bluesim/bs_symbol.h
- -rw-r--r-- root(0) root(0) 5.2K /usr/lib/bsc/Bluesim/bs_system_tasks.h
- -rw-r--r-- root(0) root(0) 1.7K /usr/lib/bsc/Bluesim/bs_target.h
- -rw-r--r-- root(0) root(0) 2.8K /usr/lib/bsc/Bluesim/bs_vcd.h
- -rw-r--r-- root(0) root(0) 11K /usr/lib/bsc/Bluesim/bs_wide_data.h
- -rw-r--r-- root(0) root(0) 108K /usr/lib/bsc/Bluesim/libbskernel.a
- -rw-r--r-- root(0) root(0) 190K /usr/lib/bsc/Bluesim/libbsprim.a
- -rwxr-xr-x root(0) root(0) 24M /usr/lib/bsc/core/bluetcl
- -rwxr-xr-x root(0) root(0) 36M /usr/lib/bsc/core/bsc
- -rwxr-xr-x root(0) root(0) 5.4K /usr/lib/bsc/exec/bsc_build_vsim_cvc
- -rwxr-xr-x root(0) root(0) 5.4K /usr/lib/bsc/exec/bsc_build_vsim_cvc64
- -rwxr-xr-x root(0) root(0) 5.5K /usr/lib/bsc/exec/bsc_build_vsim_cver
- -rwxr-xr-x root(0) root(0) 5.9K /usr/lib/bsc/exec/bsc_build_vsim_icarus
- -rwxr-xr-x root(0) root(0) 6.2K /usr/lib/bsc/exec/bsc_build_vsim_isim
- -rwxr-xr-x root(0) root(0) 5.9K /usr/lib/bsc/exec/bsc_build_vsim_iverilog
- -rwxr-xr-x root(0) root(0) 7.7K /usr/lib/bsc/exec/bsc_build_vsim_modelsim
- -rwxr-xr-x root(0) root(0) 7.7K /usr/lib/bsc/exec/bsc_build_vsim_Modelsim
- -rwxr-xr-x root(0) root(0) 7.7K /usr/lib/bsc/exec/bsc_build_vsim_ModelSim
- -rwxr-xr-x root(0) root(0) 6.1K /usr/lib/bsc/exec/bsc_build_vsim_nc
- -rwxr-xr-x root(0) root(0) 6.1K /usr/lib/bsc/exec/bsc_build_vsim_ncsim
- -rwxr-xr-x root(0) root(0) 6.1K /usr/lib/bsc/exec/bsc_build_vsim_ncv
- -rwxr-xr-x root(0) root(0) 6.1K /usr/lib/bsc/exec/bsc_build_vsim_ncverilog
- -rwxr-xr-x root(0) root(0) 6.1K /usr/lib/bsc/exec/bsc_build_vsim_NCVerilog
- -rwxr-xr-x root(0) root(0) 6.1K /usr/lib/bsc/exec/bsc_build_vsim_ncvlog
- -rwxr-xr-x root(0) root(0) 7.7K /usr/lib/bsc/exec/bsc_build_vsim_questa
- -rwxr-xr-x root(0) root(0) 7.7K /usr/lib/bsc/exec/bsc_build_vsim_Questa
- -rwxr-xr-x root(0) root(0) 5.8K /usr/lib/bsc/exec/bsc_build_vsim_vcs
- -rwxr-xr-x root(0) root(0) 5.8K /usr/lib/bsc/exec/bsc_build_vsim_VCS
- -rwxr-xr-x root(0) root(0) 5.8K /usr/lib/bsc/exec/bsc_build_vsim_vcsi
- -rwxr-xr-x root(0) root(0) 5.8K /usr/lib/bsc/exec/bsc_build_vsim_VCSi
- -rwxr-xr-x root(0) root(0) 5.8K /usr/lib/bsc/exec/bsc_build_vsim_VCSI
- -rwxr-xr-x root(0) root(0) 7.4K /usr/lib/bsc/exec/bsc_build_vsim_verilator
- -rwxr-xr-x root(0) root(0) 5.5K /usr/lib/bsc/exec/bsc_build_vsim_veriwell
- -rwxr-xr-x root(0) root(0) 6.4K /usr/lib/bsc/exec/bsc_build_vsim_xsim
- -rwxr-xr-x root(0) root(0) 4.7K /usr/lib/bsc/exec/platform.sh
- -rw-r--r-- root(0) root(0) 30K /usr/lib/bsc/Libraries/ActionSeq.bo
- -rw-r--r-- root(0) root(0) 77K /usr/lib/bsc/Libraries/AlignedFIFOs.bo
- -rw-r--r-- root(0) root(0) 73K /usr/lib/bsc/Libraries/Arbiter.bo
- -rw-r--r-- root(0) root(0) 39K /usr/lib/bsc/Libraries/Arbitrate.bo
- -rw-r--r-- root(0) root(0) 108K /usr/lib/bsc/Libraries/Array.bo
- -rw-r--r-- root(0) root(0) 6.5K /usr/lib/bsc/Libraries/Assert.bo
- -rw-r--r-- root(0) root(0) 32K /usr/lib/bsc/Libraries/BGetPut.bo
- -rw-r--r-- root(0) root(0) 14K /usr/lib/bsc/Libraries/BitonicSort.bo
- -rw-r--r-- root(0) root(0) 17K /usr/lib/bsc/Libraries/BitUtils.bo
- -rw-r--r-- root(0) root(0) 7.1K /usr/lib/bsc/Libraries/Boolify.bo
- -rw-r--r-- root(0) root(0) 171K /usr/lib/bsc/Libraries/BRAM.bo
- -rw-r--r-- root(0) root(0) 215K /usr/lib/bsc/Libraries/BRAM_Compat.bo
- -rw-r--r-- root(0) root(0) 132K /usr/lib/bsc/Libraries/BRAMCore.bo
- -rw-r--r-- root(0) root(0) 103K /usr/lib/bsc/Libraries/BRAMFIFO.bo
- -rw-r--r-- root(0) root(0) 3.8K /usr/lib/bsc/Libraries/BuildVector.bo
- -rw-r--r-- root(0) root(0) 20K /usr/lib/bsc/Libraries/BUtils.bo
- -rw-r--r-- root(0) root(0) 8.9K /usr/lib/bsc/Libraries/BypassReg.bo
- -rw-r--r-- root(0) root(0) 77K /usr/lib/bsc/Libraries/CBus.bo
- -rw-r--r-- root(0) root(0) 55K /usr/lib/bsc/Libraries/CGetPut.bo
- -rw-r--r-- root(0) root(0) 44K /usr/lib/bsc/Libraries/ClientServer.bo
- -rw-r--r-- root(0) root(0) 360K /usr/lib/bsc/Libraries/Clocks.bo
- -rw-r--r-- root(0) root(0) 72K /usr/lib/bsc/Libraries/Cntrs.bo
- -rw-r--r-- root(0) root(0) 74K /usr/lib/bsc/Libraries/CommitIfc.bo
- -rw-r--r-- root(0) root(0) 18K /usr/lib/bsc/Libraries/CompletionBuffer.bo
- -rw-r--r-- root(0) root(0) 22K /usr/lib/bsc/Libraries/Complex.bo
- -rw-r--r-- root(0) root(0) 15K /usr/lib/bsc/Libraries/ConfigReg.bo
- -rw-r--r-- root(0) root(0) 18K /usr/lib/bsc/Libraries/Connectable.bo
- -rw-r--r-- root(0) root(0) 13K /usr/lib/bsc/Libraries/Contexts.bo
- -rw-r--r-- root(0) root(0) 3.9K /usr/lib/bsc/Libraries/Contexts.defines
- -rw-r--r-- root(0) root(0) 21K /usr/lib/bsc/Libraries/Counter.bo
- -rw-r--r-- root(0) root(0) 21K /usr/lib/bsc/Libraries/CRC.bo
- -rw-r--r-- root(0) root(0) 18K /usr/lib/bsc/Libraries/CShow.bo
- -rw-r--r-- root(0) root(0) 704 /usr/lib/bsc/Libraries/DefaultValue.bo
- -rw-r--r-- root(0) root(0) 62K /usr/lib/bsc/Libraries/Divide.bo
- -rw-r--r-- root(0) root(0) 24K /usr/lib/bsc/Libraries/DPSRAM.bo
- -rw-r--r-- root(0) root(0) 10K /usr/lib/bsc/Libraries/DReg.bo
- -rw-r--r-- root(0) root(0) 3.0K /usr/lib/bsc/Libraries/DummyDriver.bo
- -rw-r--r-- root(0) root(0) 9.8K /usr/lib/bsc/Libraries/EdgeDetect.bo
- -rw-r--r-- root(0) root(0) 4.2K /usr/lib/bsc/Libraries/Enum.bo
- -rw-r--r-- root(0) root(0) 696 /usr/lib/bsc/Libraries/Environment.bo
- -rw-r--r-- root(0) root(0) 3.4K /usr/lib/bsc/Libraries/EqFunction.bo
- -rw-r--r-- root(0) root(0) 14K /usr/lib/bsc/Libraries/FIFO.bo
- -rw-r--r-- root(0) root(0) 33K /usr/lib/bsc/Libraries/FIFOF.bo
- -rw-r--r-- root(0) root(0) 160K /usr/lib/bsc/Libraries/FIFOF_.bo
- -rw-r--r-- root(0) root(0) 146K /usr/lib/bsc/Libraries/FIFOLevel.bo
- -rw-r--r-- root(0) root(0) 109K /usr/lib/bsc/Libraries/FixedPoint.bo
- -rw-r--r-- root(0) root(0) 3.1K /usr/lib/bsc/Libraries/FlexBitArith.bo
- -rw-r--r-- root(0) root(0) 625K /usr/lib/bsc/Libraries/FloatingPoint.bo
- -rw-r--r-- root(0) root(0) 10K /usr/lib/bsc/Libraries/FoldFIFO.bo
- -rw-r--r-- root(0) root(0) 14K /usr/lib/bsc/Libraries/FoldFIFOF.bo
- -rw-r--r-- root(0) root(0) 5.0K /usr/lib/bsc/Libraries/Fork.bo
- -rw-r--r-- root(0) root(0) 685 /usr/lib/bsc/Libraries/FShow.bo
- -rw-r--r-- root(0) root(0) 78K /usr/lib/bsc/Libraries/Gearbox.bo
- -rw-r--r-- root(0) root(0) 38K /usr/lib/bsc/Libraries/GetPut.bo
- -rw-r--r-- root(0) root(0) 18K /usr/lib/bsc/Libraries/Gray.bo
- -rw-r--r-- root(0) root(0) 16K /usr/lib/bsc/Libraries/GrayCounter.bo
- -rw-r--r-- root(0) root(0) 25K /usr/lib/bsc/Libraries/HList.bo
- -rw-r--r-- root(0) root(0) 8.4K /usr/lib/bsc/Libraries/Inout.bo
- -rw-r--r-- root(0) root(0) 211K /usr/lib/bsc/Libraries/IVec.bo
- -rw-r--r-- root(0) root(0) 209K /usr/lib/bsc/Libraries/LBus.bo
- -rw-r--r-- root(0) root(0) 8.8K /usr/lib/bsc/Libraries/LevelFIFO.bo
- -rw-r--r-- root(0) root(0) 13K /usr/lib/bsc/Libraries/LFSR.bo
- -rw-r--r-- root(0) root(0) 87K /usr/lib/bsc/Libraries/List.bo
- -rw-r--r-- root(0) root(0) 7.4K /usr/lib/bsc/Libraries/ListFIFO.bo
- -rw-r--r-- root(0) root(0) 60K /usr/lib/bsc/Libraries/ListN.bo
- -rw-r--r-- root(0) root(0) 3.1K /usr/lib/bsc/Libraries/ListReg.bo
- -rw-r--r-- root(0) root(0) 5.2K /usr/lib/bsc/Libraries/Math.bo
- -rw-r--r-- root(0) root(0) 55K /usr/lib/bsc/Libraries/Mcp.bo
- -rw-r--r-- root(0) root(0) 37K /usr/lib/bsc/Libraries/Memory.bo
- -rw-r--r-- root(0) root(0) 104K /usr/lib/bsc/Libraries/MIMO.bo
- -rw-r--r-- root(0) root(0) 10K /usr/lib/bsc/Libraries/Misc.bo
- -rw-r--r-- root(0) root(0) 704 /usr/lib/bsc/Libraries/ModuleAugmented.bo
- -rw-r--r-- root(0) root(0) 11K /usr/lib/bsc/Libraries/ModuleCollect.bo
- -rw-r--r-- root(0) root(0) 37K /usr/lib/bsc/Libraries/ModuleContext.bo
- -rw-r--r-- root(0) root(0) 8.3K /usr/lib/bsc/Libraries/ModuleContextCore.bo
- -rw-r--r-- root(0) root(0) 30K /usr/lib/bsc/Libraries/NullCrossingFIFOF.bo
- -rw-r--r-- root(0) root(0) 36K /usr/lib/bsc/Libraries/NumberTypes.bo
- -rw-r--r-- root(0) root(0) 21K /usr/lib/bsc/Libraries/OInt.bo
- -rw-r--r-- root(0) root(0) 5.5K /usr/lib/bsc/Libraries/Once.bo
- -rw-r--r-- root(0) root(0) 558K /usr/lib/bsc/Libraries/OVLAssertions.bo
- -rw-r--r-- root(0) root(0) 192K /usr/lib/bsc/Libraries/PAClib.bo
- -rw-r--r-- root(0) root(0) 11K /usr/lib/bsc/Libraries/PopCount.bo
- -rw-r--r-- root(0) root(0) 457K /usr/lib/bsc/Libraries/Prelude.bo
- -rw-r--r-- root(0) root(0) 207K /usr/lib/bsc/Libraries/PreludeBSV.bo
- -rw-r--r-- root(0) root(0) 69K /usr/lib/bsc/Libraries/Printf.bo
- -rw-r--r-- root(0) root(0) 8.4K /usr/lib/bsc/Libraries/Probe.bo
- -rw-r--r-- root(0) root(0) 8.9K /usr/lib/bsc/Libraries/ProbeWire.bo
- -rw-r--r-- root(0) root(0) 14K /usr/lib/bsc/Libraries/Pull.bo
- -rw-r--r-- root(0) root(0) 17K /usr/lib/bsc/Libraries/Push.bo
- -rw-r--r-- root(0) root(0) 12K /usr/lib/bsc/Libraries/RAM.bo
- -rw-r--r-- root(0) root(0) 229 /usr/lib/bsc/Libraries/rand32.ba
- -rw-r--r-- root(0) root(0) 35K /usr/lib/bsc/Libraries/Randomizable.bo
- -rw-r--r-- root(0) root(0) 6.0K /usr/lib/bsc/Libraries/Real.bo
- -rw-r--r-- root(0) root(0) 32K /usr/lib/bsc/Libraries/RegFile.bo
- -rw-r--r-- root(0) root(0) 19K /usr/lib/bsc/Libraries/RegTwo.bo
- -rw-r--r-- root(0) root(0) 15K /usr/lib/bsc/Libraries/Reserved.bo
- -rw-r--r-- root(0) root(0) 9.2K /usr/lib/bsc/Libraries/RevertingVirtualReg.bo
- -rw-r--r-- root(0) root(0) 14K /usr/lib/bsc/Libraries/RPush.bo
- -rw-r--r-- root(0) root(0) 685 /usr/lib/bsc/Libraries/RWire.bo
- -rw-r--r-- root(0) root(0) 83K /usr/lib/bsc/Libraries/SpecialFIFOs.bo
- -rw-r--r-- root(0) root(0) 18K /usr/lib/bsc/Libraries/SplitTRAM.bo
- -rw-r--r-- root(0) root(0) 18K /usr/lib/bsc/Libraries/SPSRAM.bo
- -rw-r--r-- root(0) root(0) 99K /usr/lib/bsc/Libraries/SquareRoot.bo
- -rw-r--r-- root(0) root(0) 25K /usr/lib/bsc/Libraries/SRAM.bo
- -rw-r--r-- root(0) root(0) 11K /usr/lib/bsc/Libraries/SRAMFile.bo
- -rw-r--r-- root(0) root(0) 230 /usr/lib/bsc/Libraries/srand.ba
- -rw-r--r-- root(0) root(0) 603K /usr/lib/bsc/Libraries/StmtFSM.bo
- -rw-r--r-- root(0) root(0) 34K /usr/lib/bsc/Libraries/StmtFSMUtil.bo
- -rw-r--r-- root(0) root(0) 16K /usr/lib/bsc/Libraries/STRAM.bo
- -rw-r--r-- root(0) root(0) 130K /usr/lib/bsc/Libraries/SVA.bo
- -rw-r--r-- root(0) root(0) 7.7K /usr/lib/bsc/Libraries/SyncSRAM.bo
- -rw-r--r-- root(0) root(0) 3.1K /usr/lib/bsc/Libraries/Tabulate.bo
- -rw-r--r-- root(0) root(0) 3.1K /usr/lib/bsc/Libraries/TieOff.bo
- -rw-r--r-- root(0) root(0) 14K /usr/lib/bsc/Libraries/ToString.bo
- -rw-r--r-- root(0) root(0) 20K /usr/lib/bsc/Libraries/TRAM.bo
- -rw-r--r-- root(0) root(0) 11K /usr/lib/bsc/Libraries/TriState.bo
- -rw-r--r-- root(0) root(0) 15K /usr/lib/bsc/Libraries/TurboFIFO.bo
- -rw-r--r-- root(0) root(0) 16K /usr/lib/bsc/Libraries/UIntRange.bo
- -rw-r--r-- root(0) root(0) 16K /usr/lib/bsc/Libraries/UniqueWrappers.bo
- -rw-r--r-- root(0) root(0) 11K /usr/lib/bsc/Libraries/UnitAppendList.bo
- -rw-r--r-- root(0) root(0) 113K /usr/lib/bsc/Libraries/Vector.bo
- -rw-r--r-- root(0) root(0) 14K /usr/lib/bsc/Libraries/Wallace.bo
- -rw-r--r-- root(0) root(0) 31K /usr/lib/bsc/Libraries/ZBus.bo
- -rw-r--r-- root(0) root(0) 25K /usr/lib/bsc/Libraries/ZBusUtil.bo
- -rwxr-xr-x root(0) root(0) 3.2M /usr/lib/bsc/SAT/libstp.so.1
- -rwxr-xr-x root(0) root(0) 1.8M /usr/lib/bsc/SAT/libyices.so.2.6
- -rwxr-xr-x root(0) root(0) 0 /usr/lib/bsc/tcllib/bluespec
- -rw-r--r-- root(0) root(0) 265 /usr/lib/bsc/tcllib/bluespec/BluesimP.tcl
- -rwxr-xr-x root(0) root(0) 7.4K /usr/lib/bsc/tcllib/bluespec/bluesim.tcl
- -rw-r--r-- root(0) root(0) 3.9K /usr/lib/bsc/tcllib/bluespec/bluespec.tcl
- -rwxr-xr-x root(0) root(0) 2.4K /usr/lib/bsc/tcllib/bluespec/makedepend.tcl
- -rw-r--r-- root(0) root(0) 112 /usr/lib/bsc/tcllib/bluespec/pkgIndex.tcl
- -rw-r--r-- root(0) root(0) 2.8K /usr/lib/bsc/tcllib/bluespec/tclIndex
- -rw-r--r-- root(0) root(0) 8.2K /usr/lib/bsc/tcllib/bluespec/utils.tcl
- -rwxr-xr-x root(0) root(0) 2.3K /usr/lib/bsc/Verilator/sim_main.cpp
- -rwxr-xr-x root(0) root(0) 303 /usr/lib/bsc/Verilator/verilator_config.vlt
- -rw-r--r-- root(0) root(0) 444 /usr/lib/bsc/Verilog/Bluespec.xcf
- -rw-r--r-- root(0) root(0) 2.3K /usr/lib/bsc/Verilog/BRAM1BELoad.v
- -rw-r--r-- root(0) root(0) 2.1K /usr/lib/bsc/Verilog/BRAM1BE.v
- -rw-r--r-- root(0) root(0) 1.7K /usr/lib/bsc/Verilog/BRAM1Load.v
- -rw-r--r-- root(0) root(0) 1.6K /usr/lib/bsc/Verilog/BRAM1.v
- -rw-r--r-- root(0) root(0) 3.8K /usr/lib/bsc/Verilog/BRAM2BELoad.v
- -rw-r--r-- root(0) root(0) 3.6K /usr/lib/bsc/Verilog/BRAM2BE.v
- -rw-r--r-- root(0) root(0) 2.7K /usr/lib/bsc/Verilog/BRAM2Load.v
- -rw-r--r-- root(0) root(0) 2.6K /usr/lib/bsc/Verilog/BRAM2.v
- -rw-r--r-- root(0) root(0) 186 /usr/lib/bsc/Verilog/BypassCrossingWire.v
- -rw-r--r-- root(0) root(0) 34 /usr/lib/bsc/Verilog/BypassWire0.v
- -rw-r--r-- root(0) root(0) 178 /usr/lib/bsc/Verilog/BypassWire.v
- -rw-r--r-- root(0) root(0) 3.3K /usr/lib/bsc/Verilog/ClockDiv.v
- -rw-r--r-- root(0) root(0) 1.9K /usr/lib/bsc/Verilog/ClockGen.v
- -rw-r--r-- root(0) root(0) 436 /usr/lib/bsc/Verilog/ClockInverter.v
- -rw-r--r-- root(0) root(0) 1.3K /usr/lib/bsc/Verilog/ClockMux.v
- -rw-r--r-- root(0) root(0) 3.3K /usr/lib/bsc/Verilog/ClockSelect.v
- -rw-r--r-- root(0) root(0) 1.1K /usr/lib/bsc/Verilog/ConfigRegA.v
- -rw-r--r-- root(0) root(0) 1020 /usr/lib/bsc/Verilog/ConfigRegN.v
- -rw-r--r-- root(0) root(0) 648 /usr/lib/bsc/Verilog/ConfigRegUN.v
- -rw-r--r-- root(0) root(0) 1.1K /usr/lib/bsc/Verilog/ConstrainedRandom.v
- -rw-r--r-- root(0) root(0) 297 /usr/lib/bsc/Verilog/ConvertFromZ.v
- -rw-r--r-- root(0) root(0) 331 /usr/lib/bsc/Verilog/ConvertToZ.v
- -rw-r--r-- root(0) root(0) 1.7K /usr/lib/bsc/Verilog/Counter.v
- -rw-r--r-- root(0) root(0) 2.2K /usr/lib/bsc/Verilog/CRegA5.v
- -rw-r--r-- root(0) root(0) 2.2K /usr/lib/bsc/Verilog/CRegN5.v
- -rw-r--r-- root(0) root(0) 1.9K /usr/lib/bsc/Verilog/CRegUN5.v
- -rw-r--r-- root(0) root(0) 197 /usr/lib/bsc/Verilog/CrossingBypassWire.v
- -rw-r--r-- root(0) root(0) 1.1K /usr/lib/bsc/Verilog/CrossingRegA.v
- -rw-r--r-- root(0) root(0) 1022 /usr/lib/bsc/Verilog/CrossingRegN.v
- -rw-r--r-- root(0) root(0) 650 /usr/lib/bsc/Verilog/CrossingRegUN.v
- -rw-r--r-- root(0) root(0) 1.7K /usr/lib/bsc/Verilog/DualPortRam.v
- -rw-r--r-- root(0) root(0) 78 /usr/lib/bsc/Verilog/Empty.v
- -rw-r--r-- root(0) root(0) 2.6K /usr/lib/bsc/Verilog/FIFO10.v
- -rw-r--r-- root(0) root(0) 3.3K /usr/lib/bsc/Verilog/FIFO1.v
- -rw-r--r-- root(0) root(0) 2.8K /usr/lib/bsc/Verilog/FIFO20.v
- -rw-r--r-- root(0) root(0) 4.3K /usr/lib/bsc/Verilog/FIFO2.v
- -rw-r--r-- root(0) root(0) 2.2K /usr/lib/bsc/Verilog/FIFOL10.v
- -rw-r--r-- root(0) root(0) 3.2K /usr/lib/bsc/Verilog/FIFOL1.v
- -rw-r--r-- root(0) root(0) 2.7K /usr/lib/bsc/Verilog/FIFOL20.v
- -rw-r--r-- root(0) root(0) 4.3K /usr/lib/bsc/Verilog/FIFOL2.v
- -rw-r--r-- root(0) root(0) 238 /usr/lib/bsc/Verilog/Fork.v
- -rw-r--r-- root(0) root(0) 3.7K /usr/lib/bsc/Verilog/GatedClockDiv.v
- -rw-r--r-- root(0) root(0) 1.1K /usr/lib/bsc/Verilog/GatedClockInverter.v
- -rw-r--r-- root(0) root(0) 2.0K /usr/lib/bsc/Verilog/GatedClock.v
- -rw-r--r-- root(0) root(0) 1.2K /usr/lib/bsc/Verilog/InitialReset.v
- -rw-r--r-- root(0) root(0) 208 /usr/lib/bsc/Verilog/InoutConnect.v
- -rw-r--r-- root(0) root(0) 1.3K /usr/lib/bsc/Verilog/LatchCrossingReg.v
- -rw-r--r-- root(0) root(0) 2.4K /usr/lib/bsc/Verilog/main.v
- -rw-r--r-- root(0) root(0) 3.1K /usr/lib/bsc/Verilog/MakeClock.v
- -rw-r--r-- root(0) root(0) 1.4K /usr/lib/bsc/Verilog/MakeReset0.v
- -rw-r--r-- root(0) root(0) 1.6K /usr/lib/bsc/Verilog/MakeResetA.v
- -rw-r--r-- root(0) root(0) 1.6K /usr/lib/bsc/Verilog/MakeReset.v
- -rw-r--r-- root(0) root(0) 1.4K /usr/lib/bsc/Verilog/McpRegUN.v
- -rw-r--r-- root(0) root(0) 9.8K /usr/lib/bsc/Verilog/ProbeCapture.v
- -rw-r--r-- root(0) root(0) 1.1K /usr/lib/bsc/Verilog/ProbeHook.v
- -rw-r--r-- root(0) root(0) 2.8K /usr/lib/bsc/Verilog/ProbeMux.v
- -rw-r--r-- root(0) root(0) 5.4K /usr/lib/bsc/Verilog/ProbeTrigger.v
- -rw-r--r-- root(0) root(0) 4.7K /usr/lib/bsc/Verilog/ProbeValue.v
- -rw-r--r-- root(0) root(0) 218 /usr/lib/bsc/Verilog/ProbeWire.v
- -rw-r--r-- root(0) root(0) 1.1K /usr/lib/bsc/Verilog/RegAligned.v
- -rw-r--r-- root(0) root(0) 1.0K /usr/lib/bsc/Verilog/RegA.v
- -rw-r--r-- root(0) root(0) 2.9K /usr/lib/bsc/Verilog/RegFileLoad.v
- -rw-r--r-- root(0) root(0) 3.0K /usr/lib/bsc/Verilog/RegFile.v
- -rw-r--r-- root(0) root(0) 1014 /usr/lib/bsc/Verilog/RegN.v
- -rw-r--r-- root(0) root(0) 1.2K /usr/lib/bsc/Verilog/RegTwoA.v
- -rw-r--r-- root(0) root(0) 1.1K /usr/lib/bsc/Verilog/RegTwoN.v
- -rw-r--r-- root(0) root(0) 745 /usr/lib/bsc/Verilog/RegTwoUN.v
- -rw-r--r-- root(0) root(0) 642 /usr/lib/bsc/Verilog/RegUN.v
- -rw-r--r-- root(0) root(0) 731 /usr/lib/bsc/Verilog/ResetEither.v
- -rw-r--r-- root(0) root(0) 315 /usr/lib/bsc/Verilog/ResetInverter.v
- -rw-r--r-- root(0) root(0) 992 /usr/lib/bsc/Verilog/ResetMux.v
- -rw-r--r-- root(0) root(0) 358 /usr/lib/bsc/Verilog/ResetToBool.v
- -rw-r--r-- root(0) root(0) 352 /usr/lib/bsc/Verilog/ResolveZ.v
- -rw-r--r-- root(0) root(0) 312 /usr/lib/bsc/Verilog/RevertReg.v
- -rw-r--r-- root(0) root(0) 203 /usr/lib/bsc/Verilog/RWire0.v
- -rw-r--r-- root(0) root(0) 333 /usr/lib/bsc/Verilog/RWire.v
- -rw-r--r-- root(0) root(0) 709 /usr/lib/bsc/Verilog/SampleReg.v
- -rw-r--r-- root(0) root(0) 775 /usr/lib/bsc/Verilog/ScanIn.v
- -rw-r--r-- root(0) root(0) 3.3K /usr/lib/bsc/Verilog/SizedFIFO0.v
- -rw-r--r-- root(0) root(0) 3.3K /usr/lib/bsc/Verilog/SizedFIFOL0.v
- -rw-r--r-- root(0) root(0) 8.5K /usr/lib/bsc/Verilog/SizedFIFOL.v
- -rw-r--r-- root(0) root(0) 8.5K /usr/lib/bsc/Verilog/SizedFIFO.v
- -rw-r--r-- root(0) root(0) 2.0K /usr/lib/bsc/Verilog/SyncBit05.v
- -rw-r--r-- root(0) root(0) 2.6K /usr/lib/bsc/Verilog/SyncBit15.v
- -rw-r--r-- root(0) root(0) 2.1K /usr/lib/bsc/Verilog/SyncBit1.v
- -rw-r--r-- root(0) root(0) 2.3K /usr/lib/bsc/Verilog/SyncBit.v
- -rw-r--r-- root(0) root(0) 10K /usr/lib/bsc/Verilog/SyncFIFO0.v
- -rw-r--r-- root(0) root(0) 3.9K /usr/lib/bsc/Verilog/SyncFIFO10.v
- -rw-r--r-- root(0) root(0) 4.3K /usr/lib/bsc/Verilog/SyncFIFO1.v
- -rw-r--r-- root(0) root(0) 15K /usr/lib/bsc/Verilog/SyncFIFOLevel0.v
- -rw-r--r-- root(0) root(0) 17K /usr/lib/bsc/Verilog/SyncFIFOLevel.v
- -rw-r--r-- root(0) root(0) 12K /usr/lib/bsc/Verilog/SyncFIFO.v
- -rw-r--r-- root(0) root(0) 2.9K /usr/lib/bsc/Verilog/SyncHandshake.v
- -rw-r--r-- root(0) root(0) 2.5K /usr/lib/bsc/Verilog/SyncPulse.v
- -rw-r--r-- root(0) root(0) 3.7K /usr/lib/bsc/Verilog/SyncRegister.v
- -rw-r--r-- root(0) root(0) 382 /usr/lib/bsc/Verilog/SyncReset0.v
- -rw-r--r-- root(0) root(0) 1.6K /usr/lib/bsc/Verilog/SyncResetA.v
- -rw-r--r-- root(0) root(0) 1.7K /usr/lib/bsc/Verilog/SyncReset.v
- -rw-r--r-- root(0) root(0) 265 /usr/lib/bsc/Verilog/SyncWire.v
- -rw-r--r-- root(0) root(0) 431 /usr/lib/bsc/Verilog/TriState.v
- -rw-r--r-- root(0) root(0) 1.0K /usr/lib/bsc/Verilog/UngatedClockMux.v
- -rw-r--r-- root(0) root(0) 3.0K /usr/lib/bsc/Verilog/UngatedClockSelect.v
- -rw-r--r-- root(0) root(0) 5.0K /usr/lib/bsc/Verilog.Quartus/BRAM1BELoad.v
- -rw-r--r-- root(0) root(0) 4.8K /usr/lib/bsc/Verilog.Quartus/BRAM1BE.v
- -rw-r--r-- root(0) root(0) 4.8K /usr/lib/bsc/Verilog.Quartus/BRAM1Load.v
- -rw-r--r-- root(0) root(0) 4.7K /usr/lib/bsc/Verilog.Quartus/BRAM1.v
- -rw-r--r-- root(0) root(0) 5.6K /usr/lib/bsc/Verilog.Quartus/BRAM2BELoad.v
- -rw-r--r-- root(0) root(0) 5.4K /usr/lib/bsc/Verilog.Quartus/BRAM2BE.v
- -rw-r--r-- root(0) root(0) 5.4K /usr/lib/bsc/Verilog.Quartus/BRAM2Load.v
- -rw-r--r-- root(0) root(0) 5.2K /usr/lib/bsc/Verilog.Quartus/BRAM2.v
- -rw-r--r-- root(0) root(0) 2.4K /usr/lib/bsc/Verilog.Vivado/BRAM1BELoad.v
- -rw-r--r-- root(0) root(0) 2.2K /usr/lib/bsc/Verilog.Vivado/BRAM1BE.v
- -rw-r--r-- root(0) root(0) 1.8K /usr/lib/bsc/Verilog.Vivado/BRAM1Load.v
- -rw-r--r-- root(0) root(0) 1.6K /usr/lib/bsc/Verilog.Vivado/BRAM1.v
- -rw-r--r-- root(0) root(0) 3.8K /usr/lib/bsc/Verilog.Vivado/BRAM2BELoad.v
- -rw-r--r-- root(0) root(0) 3.6K /usr/lib/bsc/Verilog.Vivado/BRAM2BE.v
- -rw-r--r-- root(0) root(0) 2.8K /usr/lib/bsc/Verilog.Vivado/BRAM2Load.v
- -rw-r--r-- root(0) root(0) 2.6K /usr/lib/bsc/Verilog.Vivado/BRAM2.v
- -rw-r--r-- root(0) root(0) 3.2K /usr/lib/bsc/Verilog.Vivado/MakeClock.v
- -rw-r--r-- root(0) root(0) 3.1K /usr/lib/bsc/Verilog.Vivado/RegFile.v
- -rw-r--r-- root(0) root(0) 8.5K /usr/lib/bsc/Verilog.Vivado/SizedFIFO.v
- -rw-r--r-- root(0) root(0) 598 /usr/lib/bsc/VPI/bdpi.h
- -rw-r--r-- root(0) root(0) 14K /usr/lib/bsc/VPI/libbdpi.so
- -rw-r--r-- root(0) root(0) 39K /usr/lib/bsc/VPI/vpi_user.h
- -rwxr-xr-x root(0) root(0) 0 /usr/share/doc
- -rwxr-xr-x root(0) root(0) 0 /usr/share/doc/bsc
- -rw-r--r-- root(0) root(0) 1.8M /usr/share/doc/bsc/bsc_libraries_ref_guide.pdf
- -rw-r--r-- root(0) root(0) 494K /usr/share/doc/bsc/bsc_user_guide.pdf
- -rw-r--r-- root(0) root(0) 5.6K /usr/share/doc/bsc/COPYING
- -rwxr-xr-x root(0) root(0) 0 /usr/share/doc/bsc/LICENSES
- -rw-r--r-- root(0) root(0) 47 /usr/share/doc/bsc/LICENSE.txt
- -rw-r--r-- root(0) root(0) 1.6K /usr/share/doc/bsc/LICENSES/LICENSE.ghc
- -rw-r--r-- root(0) root(0) 1.8K /usr/share/doc/bsc/LICENSES/LICENSE.hbc
- -rw-r--r-- root(0) root(0) 1.2K /usr/share/doc/bsc/LICENSES/LICENSE.parsec
- -rw-r--r-- root(0) root(0) 6.1K /usr/share/doc/bsc/LICENSES/LICENSE.parsec_html
- -rw-r--r-- root(0) root(0) 1.3K /usr/share/doc/bsc/LICENSES/LICENSE.stp
- -rw-r--r-- root(0) root(0) 9.1K /usr/share/doc/bsc/LICENSES/LICENSE.stp_components
- -rw-r--r-- root(0) root(0) 34K /usr/share/doc/bsc/LICENSES/LICENSE.yices
- -rw-r--r-- root(0) root(0) 1.5K /usr/share/doc/bsc/LICENSES/LICENSE.yices-painless